

Running (AMD) GPU experiments in gem5

Matthew D. Sinclair

University of Wisconsin-Madison, AMD Research

sinclair@cs.wisc.edu







- #1: Currently gem5 only supports AMD GPUs
 - The concepts are similar to NVIDIA GPUs though
- #2: Currently gem5 only supports GPGPU workloads (no Vulkan, OpenGL)



Contributors



- <u>AMD Research</u>: Brad Beckmann, Alex Dutu, Tony Gutierrez, Michale LeBeane, Matthew Poremba, Brandon Potter, Sooraj Puthoor, & many more
- <u>UW-Madison</u>: Anushka Chandrashekar, Gaurav Jain, Charles Jamieson, Jing Li, Ndubuisi Osuji, Vishnu Ramadas, Kyle Roarty, Mingyuan Xiang, Bobbi Yogatama, & others
- Some slides based on content presented by these folks previously







docker pull gcr.io/gem5-test/gcn-gpu:v22-1
git clone https://gem5.googlesource.com/public/gem5
cd gem5
docker run --volume \$(pwd):\$(pwd) -w \$(pwd) gcr.io/gem5test/gcn-gpu:v22-1 scons build/GCN3_X86/gem5.opt -j9

- This will take ~20 minutes to compile we'll come back to them
 - Note: this is not currently working in codespace







- Modeling & Using GPUs in gem5
 - What libraries are required?
 - What support is provided?
 - Where is GPU code?
 - How to compile GPU model in gem5?
 - Running SE mode GPU programs in gem5
 - GPUFS Primer





Alternate View





Getting all of this installed correctly can be difficult!



AMD's ROCm Stack



- ROCm == <u>R</u>adeon <u>Open</u> <u>Compute</u>
- ROCm stack
 - Runtime layer ROCr
 - Thunk (user-space driver) ROCt
 - Kernel fusion driver (KFD) ROCk
 - MIOpen machine intelligence (ML) library
 - rocBLAS BLAS (e.g., GEMMs) library
 - HIP GPU programming language (roughly: LLVM backend, clang front-end)

• ...

• gem5 simulates all of these except ROCk, which it emulates in SE mode





Creating Portable gem5 Resources

- Docker container
 - Properly installs ROCm software stack



Publicly Available!

- Integrated into gem5 repo: <u>https://gem5.googlesource.com/</u>
- Added bmks & doc. in gem5-resources [Bruce ISPASS '20 Best Paper Nom.]
- Used in continuous integration to ensure GPU support is stable
- Strongly suggest building applications requiring ROCm with docker
- All of our experiments today will assume this docker support
 - docker pull gcr.io/gem5-test/gcn-gpu:v22-1 ← For gem5 v22.1







• Modeling & Using GPUs in gem5

- What libraries are required?
- What support is provided?
- Where is GPU code?
- How to compile GPU model in gem5?
- Running GPU programs in gem5
- GPUFS Primer



Current Support



- ROCm supported in gem5: ROCm v4.0
- SE mode vs. FS mode:
 - SE mode is well supported on stable **today's main focus**
 - FS mode was just released on develop with 22.0, will **briefly discuss today**
- AMD GPU support
 - GCN3 (gfx801 APU, gfx803 dGPU)
 - Vega (gfx900 dGPU, gfx902 APU, partial support)
 - Vega is newer model than GCN3
 - If you want to run on the VEGA model in gem5, you need to compile for the appropriate gfx9* model
- Standard library: currently not supported use apu_se.py and gpufs.py instead
- Currently only supports Ruby
- SE part will focus on GCN3 and gfx801 (most tested)



APU vs. dGPU



- APU = CPU+GPU have a single, unified address space
- dGPU = CPU and GPU have separate, discrete address spaces
- Sidenote: SQC = GPU L1 I\$, TCP = GPU L1 D\$, TCC = unified GPU L2\$









• Modeling & Using GPUs in gem5

- What libraries are required?
- What support is provided?
- Where is GPU code?
- How to compile GPU model in gem5?
- Running SE mode GPU programs in gem5
- GPUFS Primer



Key GPU Code Locations



- - src/
 - arch/amdgpu/
 - gcn3/ ← GCN3 specific code (e.g., GCN3 ISA)
 - vega/ Vega specific code (e.g., Vega ISA)
 - gpu-compute/ ← GPU core (CU) model
 - Instruction buffering, Registers, Vector ALUs

 - mem/ruby/ ← APU memory model
 - TCP, TCC, SQC (Ruby based)
 - configs/
 - - Connects multiple CUs, caches, etc. together to create overall GPU model
 - ruby/ ← APU protocol configs



•

cem5 How does a GPU Kernel Actually Run? **User Space SW** gpu_compute_driver.[hh|cc] ioctl() User space SW talks to GPU via ioctl() ROCk is emulated in gem5 (SE mode only) ROCk Handles ioctl commands

dev/hsa/hsa_packet_processor.[hh|cc] CP (Command Proc) frontend

dev/hsa/hw_scheduler.[hh|cc]

- Two primary components: •
 - HSA packet processor (HSAPP)
 - Workgroup dispatcher
- Runtime creates soft HSA queues
 - HSAPP maps them to hardware queues
 - HSAPP schedules active queues ullet
- Runtime creates and enqueues AQL packets
 - Packets include: •
 - Kernel resource requirements
 - Kernel size
 - Kernel code object pointer
 - More...



HSA software queue

Dispatching Kernels to CUs



- Kernel dispatch is resource limited
 - WGs are scheduled to CUs
- Dispatcher tracks status of in-flight/pending kernels
 - If a WG from a kernel cannot be scheduled, it is enqueued until resources become available
 - When all WGs from a task have completed, the dispatcher frees CU resources and notifies the host





How does an instruction actually run through GPU?



- Pipeline stages
 - Fetch: fetch for dispatched WFs fetch_stage.[hh|cc] and fetch_unit.[hh|cc]
 - Scoreboard: Check which WFs are ready scoreboard_check_stage.[hh|cc]
 - Schedule: Select a WF from the ready pool schedule_stage.[hh|cc]
 - Execute: Run WF on execution resource exec_stage. [hh|cc]
 - Memory pipeline: Execute (local data store) LDS/global memory operation
 - local_memory_pipeline.[hh|cc]
 - global_memory_pipeline.[hh|cc]
 - scalar_memory_pipeline.[hh|cc]







• Modeling & Using GPUs in gem5

- Where is GPU code?
- What libraries are required?
- What support is provided?
- How to compile GPU model in gem5?
- Running GPU programs in gem5
- GPUFS Primer





Compiling gem5's GCN3 GPU model

cd gem5 docker run --volume \$(pwd):\$(pwd) -w \$(pwd) gcr.io/gem5-test/gcngpu:v22-1 scons build/GCN3_X86/gem5.opt -j9

Use the v22.1 gem5 docker we pulled earlier

Build the GCN3 model

Hopefully this has compiled for everyone already







Modeling & Using GPUs in gem5

- Where is GPU code?
- What libraries are required?
- What support is provided?
- How to compile GPU model in gem5?
- Running GPU programs in gem5
- GPUFS Primer



Running Square



- What is square?
 - Simple vector addition program each thread i does C[i] = A[i] + B[i]
 - Ideally suited to running on a GPU (perfectly parallel)
- Running:
- cd .. ; mkdir –p bin

wget http://dist.gem5.org/dist/v22-1/test-progs/square/square

docker run --volume \$(pwd):\$(pwd) -w \$(pwd) gcr.io/gem5-test/gcngpu:v22-1 gem5/build/GCN3_X86/gem5.opt gem5/configs/example(apu_se.py)(-n 3)-c bin/square

base config script for running GPU models (in SE mode)

3 threads because ROCm uses multiple processes Path to square binary

Should take < 5 minutes to run in gem5



Comparing register allocation schemes 2 Cem5

- GPU models have support for multiple register allocation schemes
 - To specify: --reg-alloc-policy=[dynamic, simple] on command line
 - Simple policy: run 1 wavefront per CU at a time
 - Few stalls and contention
 - Dynamic policy: run up to max (40) wavefronts per CU at a time if registers are available
 - But more stalls and contention
- Your mission: run square with each policy, compare them!
 - Use -d to redirect output to a different folder (default: m5out)
 - Based on your results, which policy do you think runs by default?





• GPU stats are different from CPU ones – specific counters for GPU

shaderActiveTicks: how long each CU was running this app

<pre>vstem.cpu3.gmToCompleteLatency::overf</pre>	flows 0	<pre># Ticks queued in GM pipes ordered response buffer (Unspecified)</pre>
<pre>vstem.cpu3.gmToCompleteLatency::min_v</pre>	/alue 0	# Ticks queued in GM pipes ordered response buffer (Unspecified)
<pre>vstem.cpu3.gmToCompleteLatency::max_v</pre>	/alue 0	# Ticks queued in GM pipes ordered response buffer (Unspecified)
<pre>stem.cpu3.gmToCompleteLatency::total</pre>	0	# Ticks queued in GM pipes ordered response buffer (Unspecified)
stem.cpu3.coalsrLineAddresses::bucke	et_size 1	# Number of cache lines for coalesced request (Unspecified)
<pre>stem.cpu3.coalsrLineAddresses::min_b</pre>	oucket 0	<pre># Number of cache lines for coalesced request (Unspecified)</pre>
<pre>stem.cpu3.coalsrLineAddresses::max_b</pre>	oucket 20	# Number of cache lines for coalesced request (Unspecified)
stem.cpu3.coalsrLineAddresses::sampl	les 31250	# Number of cache lines for coalesced request (Unspecified)
<pre>stem.cpu3.coalsrLineAddresses::mean</pre>	0	# Number of cache lines for coalesced request (Unspecified)
stem.cpu3.coalsrLineAddresses::stdev	0	# Number of cache lines for coalesced request (Unspecified)
stem.cpu3.coalsrLineAddresses::under	flows 0 0	0.00% 0.00% # Number of cache lines for coalesced request (Unspecified)
stem.cpu3.coalsrLineAddresses	31250 100.0	0 0.00% 100.00% 0 0.00% 100.00%
0 0.00% 100.00%	0 0.00%	100.00% 0 0.00% 100.00% 0 0.00% 100.00%
0 0.00% 100.00%	0 0.00% 10	00.00% 0 0.00% 100.00% 0 0.00% 100.00%
0 0.00% 100.00%	0 0.00% 100.00	0 0.00% 100.00% 0 0.00% 100.00%
0.00% 100.00%	0.00% 100.00%	0 0.00% 100.00% 0 0.00% 100.00% 0
0.00% 100.00% 0	0.00% 100.00% # Numb	per of cache lines for coalesced request (Unspecified)
vstem.cpu3.coalsrLineAddresses::overf	-lows 0 0,	.00% 100.00% # Number of cache lines for coalesced request (Unspecified)
vstem.cpu3.coalsrLineAddresses::min v	value 0	# Number of cache lines for coalesced request (Unspecified)
stem.cpu3.coalsrLineAddresses:.max	alac o	# Number of cache lines for coalessed request (Unspecified)
stem epu3.coalsrLineAddresses::total	31250	# Number of cache lines for coalesced request (Unspecified)
stem.cpu3.shaderActiveTicks	1151851499	# Total ticks that any CU attached to this shader is active (Unspecified
<pre>stom_cpu3.vectorInstSrcOperand::0</pre>	126518	<pre># vector instruction source operand distribution (Unspecified)</pre>
stem.cpu3.vectorinstSrs0popand::1	103460	# vector instruction source operand distribution (Unspecified)
<pre>stem.cpu3.vectorInstSrcOperand::2</pre>	137288	<pre># vector instruction source operand distribution (Unspecified)</pre>
<pre>stem.cpu3.vectorInstSrcOperand::3</pre>	0	<pre># vector instruction source operand distribution (Unspecified)</pre>
<pre>stem.cpu3.vectorInstDstOperand::0</pre>	128566	<pre># vector instruction destination operand distribution (Unspecified)</pre>
<pre>stem.cpu3.vectorInstDstOperand::1</pre>	238700	# vector instruction destination operand distribution (Unspecified)
<pre>stem.cpu3.vectorInstDstOperand::2</pre>	0	<pre># vector instruction destination operand distribution (Unspecified)</pre>
<pre>stem.cpu3.vectorInstDstOperand::3</pre>	0	<pre># vector instruction destination operand distribution (Unspecified)</pre>
stem.cpu3.CUs0.vALUInsts	62696	# Number of vector ALU insts issued. (Unspecified)
stem.cpu3.CUs0.vALUInstsPerWF	120.569231	# The avg. number of vector ALU insts issued per-wavefront. (Unspecified
stem.cpu3.CUs0.sALUInsts	10016	# Number of scalar ALU insts issued. (Unspecified)
stem.cpu3.CUs0.sALUInstsPerWF	19.261538	# The avg. number of scalar ALU insts issued per-wavefront. (Unspecified
<pre>stem.cpu3.CUs0.instCyclesVALU</pre>	62696	# Number of cycles needed to execute VALU insts. (Unspecified)
stem.cpu3.CUs0.instCyclesSALU	10016	# Number of cycles needed to execute SALU insts. (Unspecified)
vstem.cpu3.CUs0.threadCyclesVALU	4012544	# Number of thread cycles used to execute vector ALU ops. Similar to ins
vclesVALU but multiplied by the numb	per of active threads. (Ur	ispecified)
stem.cpu3.CUs0.vALUUtilization	100	# Percentage of active vector ALU threads in a wave. (Unspecified)
stem.cpu3.CUs0.ldsNoFlatInsts	0	# Number of LDS insts issued, not including FLAT accesses that resolve t
LDS. (Unspecified)		
stem.cpu3.CUs0.ldsNoFlatInstsPerWF	0	# The avg. number of LDS insts (not including FLAT accesses that resolve
o LDS) per-wavefront. (Unspecified)	-	0



Comparing simple and dynamic register allocation 🖉 Gem5

- Simple: 1151851499 ticks
- Dynamic: 1155814499 ticks
- Dynamic slightly (0.5%) worse!
 - Dependence tracking in gem5 GPU model is not perfect
 - Area where new research contributions are needed :)
 - Extra contention causes more stalls



Dynamic Register Allocation Not Always Better 5



We patched this with smarter dependence tracking, but other problems may exist



gem5-Resources: lots of GPU workloads 5 Gem5

5.2

 \leftarrow \rightarrow C O A https://resources.gem5.org/resources/square

Q Search

🖂 🛃 💷 😇 💿 🔝 🛄 🖹

The square test is used to test the GCN3-GPU model.

Compiling square, compiling the GCN3_X86 gem5, and running square on gem5 is dependent on the gcn-gpu docker image, built from the util/dockerfiles/gcn-gpu/Dockerfile on the gem5 stable branch.

Compiling Square

By default, square will build for all supported GPU types (gfx801, gfx803)

cd src/gpu/square docker run --rm -v \${PWD}:\${PWD} -w \${PWD} -u \$UID:\$GID gcr.io/gem5-test/gcn-gpu:v21-2 make

The compiled binary can be found in the bin directory.

Pre-built binary

A pre-built binary can be found at http://dist.gem5.org/dist/v21-2/test-progs/square/square.

Compiling GCN3_X86/gem5.opt

The test is run with the GCN3_X86 gem5 variant, compiled using the gcn-gpu docker image:

git clone https://gem5.googlesource.com/public/gem5 cd gem5 docker run -u \$UID:\$GID --volume \$(pwd):\$(pwd) -w \$(pwd) gcr.io/gem5-test/gcn-gpu:v21-2 scons build/GCN3_X86/gem5.opt -j <num cores>

Running Square on GCN3_X86/gem5.opt

docker run -u \$UID:\$GID --volume \$(pwd):\$(pwd) -w \$(pwd) gcr.io/gem5-test/gcn-gpu:v21-2 gem5/build/GCN3_X86/gem5.opt gem5/configs/example/apu_se.py -n 3 -c bin/square

Utilize these to get started after the workshop!







• Modeling & Using GPUs in gem5

- Where is GPU code?
- What libraries are required?
- What support is provided?
- How to compile GPU model in gem5?
- Running GPU programs in gem5
- GPUFS Primer



GPUFS (Full System) Simulation



- Now can simulate GPU apps in Full System mode too ("GPUFS")
 - **Caveat**: As of gem5 22.1 only X86 KVM CPU is supported
 - Thus gem5 host machine must be X86 with KVM support
 - Support for other models is in progress.
- Main GPUFS differences vs. SE mode:
 - ROCk (Linux kernel driver) is simulated instead of emulated
 - GPU DMA engines and packet processors are modeled in GPUFS
 - Virtual memory support is available in GPUFS





- ROCk (Linux kernel driver) is simulated instead of emulated
 - Linux driver can be modified to simulate various changes For example: Experimenting with AMD GPU's flexible page sizes
- GPU DMA engines and packet processors are modeled in GPUFS
 - GPU memcpy calls can be performed functionally to decrease simulation time
 - Can introduce new DMA packet types
 - For example: New packets for data placement
- Virtual memory support is available in GPUFS
 - Can modify virtual memory in driver to test new GPU uses
 - For example: Page fault handling when GPU footprint > dGPU memory size



GPUFS Simulated System Changes



 GPU Virtual Memory (GPUVM), DMA engines (SDMA), PM4 packet processor, host data bypass path, and interrupt handler are added (purple boxes):





Creating GPUFS Resources



- Docker Container
 - Contains an installation of ROCm software stack
 - Used to **build** applications to run in full system simulations
- Publicly Available!
 - Integrated into gem5 repo: <u>https://gem5.googlesource.com/</u>
 - Added bmks & doc. in gem5-resources [Bruce ISPASS '20 Best Paper Nom.]
 - Strongly suggest building applications requiring ROCm with docker
 - Disk Image & Linux Kernel
 - Contains a version of Linux and ROCm to be used for Full System simulation
 - <u>http://dist.gem5.org/dist/v22-1/images/x86/ubuntu-18-04/x86-gpu-fs-20220512.img.gz</u> <u>http://dist.gem5.org/dist/v22-1/kernels/x86/static/vmlinux-5.4.0-105-generic</u>
 - Disks can also be created manually for more recent versions



Current GPUFS Support



- ROCm supported in gem5: ROCm v4.3
 - ROCm 5.0 and ROCm 5.4 have also been tested
 - Currently these disk images need to be created manually (vs. using packer / downloading image)
- Full System AMD GPU support
 - Vega (gfx900 dGPU)
 - Only officially supported gfx90x GPUs can be run in gem5 Full System with real driver
- Standard library currently not supported use configs/example/gpufs/vega10_kvm.py
- Currently only supports Ruby
- GPUFS is only supported on Vega with dGPU devices





Compiling gem5's Vega GPU Model

- Full System GPU model is built similar to other ISAs:
 - scons -j17 build/VEGA_X86/gem5.opt
- Do not need to build gem5 using docker!



Building applications to run in GPUFS $frac{1}{2}em{5}$

- A docker image with ROCm stack and compilers is provided to build **apps**
 - docker pull gcr.io/gem5-test/gpu-fs:v22-1
- Example: Building square in gem5-resources repository
 - cd gem5-resources/src/gpu/square
 - docker run --rm -v \$PWD:\$PWD -w \$PWD gcr.io/gem5-test/gpufs:v22-1 make



Running square in GPUFS



- Note: Currently on the X86 KVM CPU can be used
 - In the future other CPU models will be supported
- Running:
 - build/VEGA_X86/gem5.opt configs/example/gpufs/vega10_kvm.py -app gem5-resources/src/gpu/square/bin/square --diskimage=/path/to/disk -kernel=/path/to/kernel --gpu-mmiotrace=gem5-resources/src/gpu-fs/vega_mmio.log
- Note: All files passed to command lines are **inputs** and must be valid
 - This requires that you have built the disk image and kernel (takes too long for tutorial)

Comparing register allocation schemes



- Similar to SE mode specify --reg-alloc-policy on command line
 - In general commands are the same as SE mode but without running through docker
- To specify: --reg-alloc-policy=[dynamic, simple] on command line
 - Simple policy: run 1 wavefront per CU at a time
 - Few stalls and contention
 - Dynamic policy: run up to max (40) wavefronts per CU at a time if registers are available
 - But more stalls and contention
- Your mission: run square with each policy, compare them!
 - Use -d to redirect output to a different folder (default: m5out)
 - Based on your results, which policy do you think runs by default?